1. Describe the effect that a single stuck-at-\( n \) fault (i.e., regardless of what it should be, the signal is always \( n \), where \( n = 0 \) or 1) would have for the signals in the following sub-questions:

   a. For single stuck-at-0 fault, which instructions, if any, will not work correctly in the single-cycle datapath as shown in Figure 1? Explain why. Consider each of the following faults separately:

   ① RegWrite = 0  
   ② ALUop0 = 0  
   ③ ALUop1 = 0  
   ④ Branch = 0  
   ⑤ MemRead = 0  
   ⑥ MemWrite = 0

   ![Figure 1: The simple datapath with the control unit.](image)

   b. For single stuck-at-1 fault, which instructions, if any, will not work correctly in the single-cycle datapath? Explain why.

   c. For single stuck-at-0 fault, which instructions, if any, will not work correctly in the multiple-cycle datapath as shown in Figure 2? Explain why. Consider each of the
following faults separately:

a) \( \text{RegWrite} = 0 \)
b) \( \text{MemRead} = 0 \)
c) \( \text{MemWrite} = 0 \)
d) \( \text{IRWrite} = 0 \)
e) \( \text{PCWrite} = 0 \)
f) \( \text{PCWriteCond} = 0 \)

Figure 2: The multicycle datapath with the control lines.

d. For single stuck-at-1 fault, which instructions, if any, will not work correctly in the *multiple-cycle* datapath? Explain why.

2. MIPS chooses to simplify the structure of its instructions. The way we implement complex instructions through the use of MIPS instructions is to decompose such complex instructions into multiple simpler MIPS ones. Show how MIPS can implement the instruction \( \text{swap} \ $rs, $rt \), which swaps the contents of registers $rs and $rt. Consider the case in which there is an available register that may be destroyed as well as the care in which no such register exists. If the implementation of this instruction in hardware will increase the clock period of a single-instruction implementation by 10%, what percentage of swap operations in the instruction mix would recommend implementing it in hardware?

3. We wish to add the instructions \( \text{jr} \) (jump register), \( \text{sll} \) (shift left logical), \( \text{lui} \) (load upper immediate), and a variant of the \( \text{lw} \) (load word) instruction to the single-cycle datapath. The variant of the \( \text{lw} \) instruction increments the index register after loading word from memory. This instruction (\( \text{l\_inc} \)) corresponds to the following two instructions:
lw   $rs, L($rt)
addi  $rt, $rt, 1

Add any necessary datapaths and control signals to Figure 1 and show the necessary additions to Table 1. You can photocopy Figure 1 and Table 1 to make it faster to show the additions.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>RegDst</th>
<th>ALUSrc</th>
<th>Memto</th>
<th>Reg Write</th>
<th>Mem Read</th>
<th>Mem Write</th>
<th>Branch</th>
<th>ALUOp1</th>
<th>ALUOp0</th>
</tr>
</thead>
<tbody>
<tr>
<td>lw</td>
<td>0</td>
<td>1</td>
<td>X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>sw</td>
<td>X</td>
<td>1</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>beq</td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 1: The setting of the control lines is completely determined by the opcode fields of the instruction.

4. Show how the jump register (jr) instruction can be implemented simply by making changes to the finite state machine shown in Figure 3. (It may help you to remember that $0=$zero=0.)

Figure 3: The complete finite state machine control for the datapath shown in Figure 2.